



## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO.                 | FILING DATE     | FIRST NAMED INVENTOR    | ATTORNEY DOCKET NO.        | CONFIRMATION NO. |  |
|---------------------------------|-----------------|-------------------------|----------------------------|------------------|--|
| 10/649,261                      | 08/26/2003      | Jeffrey B. Davis        | 5038-263                   | 7197             |  |
| 75                              | 7590 06/04/2004 |                         | . EXAMINER                 |                  |  |
| MARGER JOHNSON & McCOLLOM, P.C. |                 |                         | WELLS, KENNETH B           |                  |  |
| 1030 S.W. Morr<br>Portland, OR  |                 |                         | ART UNIT PAPER NUMBER 2816 |                  |  |
| Tornana, Or                     | 7.203           |                         |                            |                  |  |
|                                 |                 | DATE MAILED: 06/04/2004 |                            |                  |  |

Please find below and/or attached an Office communication concerning this application or proceeding.

|  |  |   | Ars-       |  |  |  |
|--|--|---|------------|--|--|--|
|  | Application No.  | Applicant(s)  | <i>p</i>   |  |  |  |
|  | 10/649,261   | DAVIS, JEFFREY B.   |            |  |  |  |
| Office Action Summary  | Examin r   | Art Unit  |            |  |  |  |
|  | Kenneth B. Wells   | 2816  | _          |  |  |  |
| The MAILING DATE of this communication app<br>Period for Reply   | pears on the cover sheet with the  | correspondence addre  | ss         |  |  |  |
| A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a repl If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b). | 36(a). In no event, however, may a reply be t<br>y within the statutory minimum of thirty (30) da<br>will apply and will expire SIX (6) MONTHS from<br>to, cause the application to become ABANDON | imely filed  ays will be considered timely.  the mailing date of this comm  ED (35 U.S.C. § 133). | unication. |  |  |  |
| Status   |  |   |            |  |  |  |
| 1) Responsive to communication(s) filed on 26 A  | ugust 2003.  |   |            |  |  |  |
| · <u> </u>   | s action is non-final.   |   |            |  |  |  |
| 3) Since this application is in condition for allowa   | <u>-</u>   |   |            |  |  |  |
| Disposition of Claims  |  |   |            |  |  |  |
| 4) ☐ Claim(s) 1-28 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-10,13-20 and 24-28 is/are rejected. 7) ☐ Claim(s) 11,12 and 21-23 is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or  | wn from consideration.   |   |            |  |  |  |
| Application Papers   |  |   |            |  |  |  |
| 9) ☐ The specification is objected to by the Examiner.  10) ☑ The drawing(s) filed on 26 August 2003 is/are: a) ☑ accepted or b) ☐ objected to by the Examiner.  |  |   |            |  |  |  |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  |  |   |            |  |  |  |
| 11) The oath or declaration is objected to by the Ex   |  |   |            |  |  |  |
| Priority under 35 U.S.C. § 119   |  |   |            |  |  |  |
| 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Burea * See the attached detailed Office action for a list   | ts have been received.<br>ts have been received in Applica<br>rity documents have been receiv<br>u (PCT Rule 17.2(a)).   | ition No<br>ved in this National Sta  | age        |  |  |  |
| Attachment(s)  1) ☑ Notice of References Cited (PTO-892)  2) ☑ Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) ☑ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  | 4)  Interview Summar<br>Paper No(s)/Mail I   | ry (PTO-413)  | 52)        |  |  |  |
| Paper No(s)/Mail Date  | 6) Other:  | .,  | -          |  |  |  |

Art Unit: 2816

- 1. Claims 10 and 16 are objected to because of the following informalities: "a transistor driving circuit" lacks clear antecedent basis in claim 10 because it is unclear if this is referring to the same driving circuit set forth in claim 8, or if it is a different driving circuit. In claim 16, line 4, "by" should be deleted. Appropriate correction is required.
- 2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-3, 5-7, 16, 18-20 and 24-28 are rejected under 35 U.S.C. 102(b) as being anticipated by Huang et al.

As to claims 1-3, note Fig. 3, where the recited "data node" reads on the node where Vi is input; the recited "pass transistor" reads on FET 310; the recited "data pad" reads on either terminal N1 or the terminal where differential signal Vo, /Vo is output; and the recited "driving circuit" reads on all of the circuitry of Fig. 3 other then FET 310 (note that if the data pad is interpreted as the terminal where differential

Art Unit: 2816

signal Vo, /Vo is output, the driving circuit is just the combination of FETs 312 and 314).

As to claims 5 and 6, the first and second power supply voltages are Vpp and Vdd; the voltage sensor is the combination of FET 316 and inverters 330, 332; and the control circuit is the combination of FETs 312 and 314.

The "data generator" of claim 16 is the unillustrated circuitry which outputs signal Vi.

The threshold level detector of claim 19 reads on the combination of FET 316 and inverters 330, 332.

The operation recited in claims 7, 20 and 24-28 is seen to be inherent in the Fig. 3 circuitry of Huang et al.

4. Claims 1-4, 8, 16-18, 20 and 24-28 are rejected under 35 U.S.C. 102(b) as being anticipated by Liu et al.

As to claims 1-4, note Fig. 4, where the recited "data node" reads on the node S; the recited "pass transistor" reads on FET 36; the recited "data pad" reads on pad 30; and the recited "driving circuit" reads on feedback circuit 31.

As to claim 8, the pull-up and pull-down circuits read on FETs 33 and 34, respectively; and the recited data input terminal is the unillustrated input to driver 32.

Art Unit: 2816

The "data generator" of claim 16 is the combination of FETs 33 and 34.

The operation recited in claims 20 and 24-28 is seen to be inherent in the Fig. 3 circuitry of Huang et al.

5. Claims 8-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Baek.

Note Fig. 3, where the recited data input terminal reads on the terminal where "DATA" is input; the recited pull-up and pull-down circuits are inherent in the NOR gate 102 (well-known in the art); the recited data node reads on the output terminal of NOR gate 102; the recited pass transistor reads on FET T2; and the recited riving circuit reads on the combination of NOR gate 107, buffer 110 and FET 112. The recited "data pad" reads on the node connected to the drain of FET 106.

As to claim 9, the first and second serially coupled pullup transistors are well-known components of a NOR gate such as gate 102 of Baek.

The transistor driving circuit of claim 10 reads on the unillustrated circuitry which supplies signal DATA.

Application/Control Number: 10/649,261 Page 5

Art Unit: 2816

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Huang et al.

The only difference between claim 13 and Huang et al is the recitation of a pull-up and pull-down circuit coupled to the data input terminal and forming the data node therebetween.

This would have been obvious, however, to those having ordinary skill in the art who will easily recognize that a well-known inverter can be used to provide signal Vi (the motivation being to either invert or buffer the signal from the circuitry providing Vi). Using such an inverter to provide signal Vi in Huang et al's Fig. 3 will form a circuit reading on instant claim 13.

The operation recited in claims 14 and 15 is seen to be inherent in the Fig. 3 circuitry of Huang et al.

Art Unit: 2816

7. Claims 11, 12 and 21-23 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

- 8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kenneth B. Wells whose telephone number is (571)272-1757. The examiner can normally be reached on Monday through Friday from 8:30am to 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy P. Callahan, can be reached at (571)272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through

Art Unit: 2816

Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Kenneth B. Wells
Primary Examiner
Art Unit 2816

Page 7

May 28, 2004